Computer architecture simulation using a register transfer language
نویسندگان
چکیده
منابع مشابه
A computer simulation of language families
1 Laboratoire PMMH, École Supérieure de Physique et de Chimie Industrielles, 10 rue Vauquelin, F-75231 Paris, France 2 Visiting from Instituto de F́ısica, Universidade Federal Fluminense; Av. Litorânea s/n, Boa Viagem, Niterói 24210-340, RJ, Brazil 3 Visiting from Institute for Theoretical Physics, Cologne University, D-50923 Köln, Euroland 4 Department of Linguistics, Max Planck Institute for E...
متن کاملSADL: Simulation Architecture Description Language
This paper introduces the Simulation Architecture Description Language (SADL) developed at the National Aeronautics and Space Administration’s Marshall Space Flight Center to support the real-time simulation of advanced avionics systems. SADL is a graphical, domain-specific Architecture Description Language (ADL) that facilitates the high-level specification of both the software and hardware as...
متن کاملTeaching Computer Organization and Architecture Using Simulation and FPGA Applications
This paper presents the design concepts and realization of incorporating micro-operation simulation and FPGA implementation into a teaching tool for computer organization and architecture. This teaching tool helps computer engineering and computer science students to be familiarized practically with computer organization and architecture through the development of their own instruction set, com...
متن کاملRegister Transfer Level Simulation Acceleration via Process Migration
In this paper we see an approach to hardware acceleration of register transfer level simulations that utilizes Virtual Machines (VMs) and Real Machines (RMs), each executing the same instruction set. Hardware Description Language code for digital designs can lend itself well to parallel execution, and we leverage that property by executing as many processes as possible in RMs in parallel. Since...
متن کاملRegister Transfer Level Simulation Acceleration via Hardware/Software Process Migration
The run-time reconfiguration of Field Programmable Gate Arrays (FPGAs) opens new avenues to hardware reuse. Through the use of process migration between hardware and software, an FPGA provides a parallel execution cache. Busy processes can be migrated into hardware-based, parallel processors, and idle processes can be migrated out increasing the utilization of the hardware. The application of h...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGMICRO Newsletter
سال: 1988
ISSN: 1050-916X
DOI: 10.1145/62197.62203